## Amendments to the Claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

## Listing of Claims:

- (Currently Amended) A processor, comprising: fetch logic that retrieves instructions from memory:
  - decode logic coupled to said fetch logic, the decode logic decodes instructions from a first instruction set and a second instruction set, the second instruction set different than the first instruction set; and
  - an active program counter selected as either a first program counter or a second program counter;
  - wherein an instruction of the first instruction set is replaced by a microsequence comprising one or more instructions of the second instruction set and the active program counter switches between the first and second program counters based on a micro-sequenceactive bit
- (Original) The processor of claim 1 further including a vector table accessible by said decode logic, said vector table including information which specifies whether an instruction is to be replaced by a micro-sequence.
- (Original) The processor of claim 2 wherein the information is provided to the vector table from a block of memory accessible to the processor by an indirect addressing mode used in a repeat loop comprising at least one instruction.
- (Original) The processor of claim 2 wherein the vector table comprises a plurality of entries and any one entry can be modified independently of the other entries.

Appl. No. 10/632,216 Amdt. dated November 7, 2006

Reply to Office Action of August 8, 2006

5. (Original) The processor of claim 1 further including a micro-sequence vector table comprising a plurality of entries, each entry corresponding to a separate instruction and associated with a bit indicating whether the corresponding instruction is to be executed by the processor or whether the

instruction is to be replaced by a micro-sequence.

6. (Previously Presented) The processor of claim 5 wherein at least some of the entries include a reference to a memory location in which a micro-sequence is stored depending if the associated bit indicates that the instruction is to be

replaced by a micro-sequence.

(Original) The processor of claim 1 wherein the active program counter again switches between the first and second program counters when the micro-

sequence is completed.

 (Original) The processor of claim 1 wherein the second program counter is used to fetch and decode instructions comprising a micro-sequence and switching between the first and second program counters comprises switching

from the first program counter to the second program counter and loading the

second program counter with a starting address of the micro-sequence.

9. (Original) The processor of claim 1 wherein a plurality of instructions are

replaceable by a corresponding micro-sequence.

10. (Currently Amended) A method, comprising:

fetching an instruction; and

determining whether said instruction is to be executed or replaced by a

group of other instructions, the determining independent of the form

of the instruction.

Page 3 of 14

- 11. (Original) The method of claim 10 further including replacing the instruction with said group of other instructions.
- (Original) The method of claim 10 wherein determining whether the instruction is to be executed or replaced includes determining a value of a bit associated with the instruction
- 13. (Original) The method of claim 10 further including switching an active program counter between two program counters when replacing the instruction with the group of instructions.
- 14. (Previously Presented) The method of claim 10 further including programming a table to specify which instructions are to be executed directly and which instructions are to be replaced by a group of instructions.
- 15. (Currently Amended) A system, comprising:
  - a first processor: and
  - a second processor coupled to said first processor, said second processor comprising:
    - fetch logic that retrieves instructions from memory;
    - decode logic coupled to said fetch logic, the decode logic decodes
      instructions from a first instruction set and a second
      instruction set, the second instruction set different than the
      first instruction set; and
    - an active program counter selected as either a first program counter or a second program counter;
    - wherein an instruction of the first instruction set is replaced by a micro-sequence comprising one or more instructions from the second instruction set and the active program counter switches between the first and second program counters based on a micro-sequence active bit.

- 16. (Original) The system of claim 15 wherein said second processor further includes a micro-sequence vector table comprising a plurality of entries, each entry corresponding to a separate instruction and including a field that indicates whether the corresponding instruction is to be executed by the second processor or whether the instruction is to be replaced by a micro-sequence.
- 17. (Original) The system of claim 16 wherein each entry also includes a reference to a memory location in which a micro-sequence is stored depending on a value stored in the field.
- 18. (Currently Amended) An electronic device, comprising:
  - decode logic that decodes instructions, the decode logic decodes instructions from a first instruction set and a second instruction set, the second instruction set different than the first instruction set: and
  - a vector table comprising a plurality of entries, each entry corresponding to a separate instruction and including a first field indicating whether the corresponding instruction is to be executed by the electronic device or whether the instruction is to be replaced by a predetermined group of instructions stored in memory.
- 19. (Original) The electronic device of claim 18 further including an active program counter selected as either a first program counter or a second program counter, wherein an instruction is replaced by the group of instructions and the active program counter concurrently switches from the first to the second program counter.
- 20. (Original) The electronic device of claim 18 wherein upon switching the active program counter, the first program counter is incremented.

Appl. No. 10/632,216 Amdt. dated November 7, 2006 Reply to Office Action of August 8, 2006

- 21. (Original) The electronic device of claim 18 wherein the group of Instructions terminates with a predetermined instruction.
- 22. (Original) A processor, comprising:

decode logic that decodes instructions; and

- a means for determining whether an instruction is to be executed or replaced by a micro-sequence of other instructions.
- 23. (Original) The processor of claim 22 further including a means for replacing the instruction with the micro-sequence.